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Abstract—An aging-tolerant ring oscillator (RO) has been 
proposed for a digital temperature and voltage sensor. This 
paper discusses on the effectiveness of aging-tolerance of the 
ROs through accelerated life test for a test chip with 65nm 
CMOS technology. The progress of delay degradation of the 
ROs is examined, and influence of delay degradation on 
measurement accuracy of the sensor is investigated. 
Experimental results show that the aging-tolerant ROs can 
mitigate delay degradation, and that the measurement errors of 
the sensor can be reduced. Compared with a sensor consisting 
of an aging-intolerant RO, temperature and voltage errors are 
reduced 2.5°C and 32mV, respectively.  
Keywords—Temperature and voltage sensor, Ring 
Oscillator, Aging-tolerance, Accelerated life test 
I. INTRODUCTION 
VLSIs have been widely used in various devices, and high 
reliability is often required especially for safety critical 
applications [1, 2]. It is effective to ensure the reliability or 
performance of the VLSIs by embedding sensors on a chip to 
monitor a chip temperature or voltage, because system errors 
and performance loss are often caused by abnormal heating or 
voltage drop [3]. Many kinds of on-chip sensor to monitor a 
chip temperature or voltage have been proposed [4-10]. 
Temperature sensors using an analog circuit like a thermal 
diode are well-known. Although the analog sensors provide 
high measurement accuracy, an AD converter is needed and 
the sensor size becomes large. So the number of sensors 
mounted on a chip is generally at most one. Sensors composed 
of digital circuits have been proposed [7-10]. In general, the 
size of digital sensors is small, more than one sensors can be 
mounted on the chip. The digital sensor proposed in [9] 
consists of ring oscillators (ROs). The sensor can measure 
temperature and voltage simultaneously from RO frequency, 
but it is necessary to newly design a special cell not included 
in a standard cell library. The digital sensor proposed in [10] 
that is also RO-based, is composed of three ROs with different 
circuit structure each other, and can be configured with only 
standard logic cells. It is reported that the sensor manufactured 
in 65nm CMOS technology achieved measurement accuracy 
of ±2.74°C under the temperature range of 0 to 120°C and the 
voltage range of 1.06 to 1.34V [11]. 
If a logic circuit deteriorates with time, circuit delay 
increases. NBTI (Negative Bias Temperature Instability) is a 
representative aging phenomenon which causes fluctuations 
in the threshold voltage of PMOS transistors. In [12], delay 
degradation of ROs due to BTI is discussed. In [13]-[16] 
several techniques regarding an NBTI-tolerance have been 
proposed. In terms of circuit structure, a technique in [13] 
adjusts gate size to suppress NBTI, and a technique in [14] 
inserts transistors to control gates condition during sleep state. 
In terms of power, a technique in [15] uses power gating to 
prevent NBTI during sleep state and a technique in [16] 
schedules voltage to compensate delay by NBTI. Because 
these techniques [13]-[16] need to design a special cell or to 
redesign not only the RO but also an entire chip, design cost 
becomes high. The BTI-insensitive ROs proposed in [12] 
consider RO topology to suppress potential difference for 
NBTI-induced degradation. The NBTI-tolerant RO in [10] can 
prevent the deterioration of PMOS transistors associated with 
oscillation by setting the transistors to off-state during non-
oscillation mode. The circuit structure is effective to avoid 
aging by not only NBTI but also HCI and electro migration. If 
the aging-tolerant ROs are used for the digital sensor, it would 
expect to maintain measurement accuracy for a long time [17]. 
However, the actual progress of delay degradation of the 
aging-tolerant ROs and the influence on accuracy of the sensor 
have not been quantitatively evaluated yet. 
In this paper, the ability to suppress delay degradation of 
the aging-tolerant ROs and the digital temperature and voltage 
sensor [10] are investigated by accelerated life test for a test 
chip manufactured with 65nm CMOS technology. Three ROs 
with different architecture are implemented on the chip where 
two ROs are aging-tolerant and one is aging-intolerant. 
Fluctuations of the RO frequencies are measured and 
quantitatively evaluated by degradation of the ROs. From the 
accelerated life test, it is found that the frequency degradation 
of the two aging-tolerant ROs is 0.14% and 0.13% while that 
of the aging-intolerant RO is 0.97%. When the ROs make up 
a temperature and voltage sensor, a range of estimation error 
is reduced from 7.8°C to 5.3°C in temperature and 43mV to 
11mV in voltage by enabling aging-tolerance of the ROs.  
This paper is organized as follows. Section 2 describes the 
RO-based sensor and aging-tolerant ROs proposed in [10]. 
Section 3 describes a structure of the test chip. Section 4 shows 
experimental results for the ROs with accelerated life test. 
Section 5 shows evaluation results as the RO-based sensor. 
Section 6 concludes the paper. 
II.  TEMPERATURE AND VOLTAGE SENSOR 
A. RO-based Temperature and Voltage Sensor [10] 
An on-chip digital temperature and voltage sensor (TVS) 
that employs three pairs of a ring oscillator and a counter is 
proposed for field testing [10]. The three ROs have different 
frequency characteristics each other for temperature and 
voltage, and the TVS can measure both temperature and 
voltage simultaneously. The TVS is small size and hence it 
can be placed at more than one places on the chip. Because 
the TVS is designed without analog circuits such as ADC, the 
process to calculate the temperature and voltage from RO 
frequencies is fully digital. As a result, a short measurement 
time under 100 μsec can be achieved. 
The TVS consist of three ROs which have different 
frequency characteristics for both temperature and voltage 
each other, and the temperature and voltage are calculated 
from three RO frequencies. The estimation equations (1) and 
(2) are derived by multiple regression analysis on the 
 
 
relationships between frequency and temperature, and 
between frequency and voltage. 
∆𝑇 𝑎∆ ∗ ∆𝐹 𝑏∆ ∗ ∆𝐹 𝑐∆ ∗ ∆𝐹 𝑑∆      (1) 
∆𝑉 𝑎∆ ∗ ∆𝐹 𝑏∆ ∗ ∆𝐹 𝑐∆ ∗ ∆𝐹 𝑑∆     (2) 
where ∆𝐹 𝑖 1,2,3 , ∆𝑇, and ∆𝑉  indicate the amount of 
change of RO frequency of three ROs, a difference of 
temperature and voltage from the first measurement, 
respectively. 𝑎∆ , 𝑎∆ , 𝑏∆ , 𝑏∆ , 𝑐∆ , 𝑐∆ , 𝑑∆ ,  𝑑∆  indicate 
coefficients of estimation equations that are created by 
multiple regression analysis on the simulation data or 
measurement data of a representative chip. Note that the first 
measurement in field testing is supposed to be done under the 
well-controlled condition such as manufacturing test, i.e., the 
temperature and voltage are known values. In the second 
measurement and later, the calculation at the TVS is based on 
the amount of fluctuation of the temperature and voltage from 
the difference between the frequency at pre-shipment test and 
the frequency during system operation. 
B. Calibration for Process Variation 
The precise threshold voltage of each transistors is 
unknown in simulation because of process variation. The 
variation affects gate delay of actual circuits. If the RO 
frequency has large fluctuation in an RO-based sensor, 
accuracy of the sensor goes down. Process variation is 
classified into two categories, that are global variation and 
local variation [18]. By global variation, characteristics of 
transistors may change smoothly across the entire wafer. 
Then, the RO frequencies differ depending on chip location 
of the wafer. On the other hand, by local variation, 
characteristics of transistors vary independently. Therefore, 
frequency fluctuation caused by local variation will be 
reduced to 1 √𝑁⁄  times according to the law of large numbers, 
where N is the number of RO stages. As a result, the TVS can 
reduce the influence of local variation by increasing the 
number of RO stages at the expense of circuit size. The 
influence of global variation can be reduced by applying the 
calibration process at the initial measurement which is 
assumed to be done under well-controlled condition [10]. The 
calibration process corrects the initial equations (1) and (2) 
by multiplying the ratio that is obtained by comparing 
frequency of the initial measurement 𝐹 and circuit simulation 
or measurement of a representative chip 𝐹 . The corrected 
estimation equations (3) and (4) are given below. 
∆𝑇 𝑎∆ ∆𝐹 𝑏∆ ∆𝐹 𝑐∆ ∆𝐹 𝑑∆      (3) 
∆𝑉 𝑎∆ ∆𝐹 𝑏∆ ∆𝐹 𝑐∆ ∆𝐹 𝑑∆    (4) 
C. Aging-tolerant RO 
It is difficult to avoid aging of ROs while they are 
operating, i.e. oscillating. When ROs are used for a TVS, 
however, by stopping oscillation of the ROs except during 
measuring temperature and voltage, deterioration of the ROs 
can be suppressed and even recovered from NBTI aging. 
Generally, while the input of PMOS transistor is set to 
1(high), NBTI does not progress. In [10], aging-tolerant RO 
structure is proposed such that NBTI deterioration is 
suppressed during the non-oscillation mode, that is, control 
signals set PMOS input to 1 during the non-oscillation mode. 
Fig. 1 shows an example of an aging-tolerant RO composed 
of NAND gates. The RO has two control signals, Enable 
signal (En) and Start signal (Start). When En and Start are set 
to 0, outputs(output_YB) set to 1 and the RO does not oscillate. 
Since inputs (input_A) of the PMOS transistors associated 
with oscillation are set to 1, the RO is prevented from NBTI 
deterioration. When En and Start set to 1, the RO oscillate. 
En is set to 1 to reset each logic gates, and then Start is set to 
1 to start oscillation. 
 
 
Fig. 1. NBTI-tolerant structure 
III. CIRCUIT STRUCTURE OF TEST CHIP  
A. Test Chip Architecture 
A test chip with 65nm CMOS technology is designed to 
evaluate performance of the aging-tolerant ROs and the TVS. 
Chip size is 2.0mm×1.5mm. The core voltage is 1.20V and 
the operating clock frequency is 50 MHz. The TVS consists 
of three ROs, where RO1 is 51 stages of 3-inputs NAND gate, 
RO2 is 51 stages of 3-inputs ORNAND gate, and RO3 is 51 
stages of 2-inputs XOR gate. RO1 and RO2 have aging-
tolerant structure but RO3 is aging-intolerant. Details are 
given in the next section. Although there are various types of 
ROs available, these three ROs were selected based on an RO 
selection method [11] that can estimate temperature and 
voltage with high accuracy. Each RO is connected a counter 
that counts the number of oscillations during a preset 
oscillation time 81.92 μsec (20ns×4096clock). RO frequency 
is derived from the measured RO count value and the 
oscillation time, and temperature and voltage values are 
estimated by applying the estimation equations as shown in 
the equations (3) and (4). Fig. 2 shows the test chip layout. 
Four TVSs are placed around a CUT to observe the influences 
of the test chip layout or process variation. 
  
Fig. 2. Test chip layout with 65nm CMOS technology (2.0mm×1.5mm) 
B. Aging-tolerant Structure 
NBTI (Negative BTI) and PBTI (Positive BTI) are aging 








is a critical issue of VLSIs, this paper discusses an aging-
tolerant RO structure focusing on NBTI. Although PBTI is 
an important issue in the state-of-the-art CMOS technology, 
PBTI is not a serious issue in the 65nm CMOS technology 
yet. Thus, PBTI is out of consideration in this paper. 
a) Aging-tolerant RO1 and RO2 
Fig. 3 shows logic level and transistor level structure of 
RO1 and RO2. Logic gates of the ROs connects output_YB 
of each logic element to input_A of the gate in the next stage. 
In order to control its oscillation, Start signal (Start) or Enable 
signal (En) is connected to each logic element. Start is only 
connected to the first stage of 51 stages. En is connected to 
the other stages. The ROs are oscillating during (Start, En) = 
(1,1), though they are not oscillating during (Start, En) = (0,0). 
While stopping oscillation, PMOS transistor P1 of RO1 and 
P1, P2 of RO2 are off-state and recovered from NBTI aging 
because these PMOS transistors are set to 1. 
 
(a) 3NAND                                        (b) 3ORNAND 
Fig. 3. RO1 and RO2 with aging-tolerant structure 
b) Aging-intolerant RO 
Fig. 4 shows circuit structure of RO3. RO3 is oscillating 
during (Start, En) = (1,1) and do not oscillate during (Start, 
En) = (0,0) as well as RO1 and RO2. However, PMOS 
transistor P3 on oscillation path that is always set to 0 
degrades due to NBTI. As a result, threshold voltage of P3 
goes up and frequency drops, PMOS P4 through oscillating 
path is expected to recover deterioration.  
Note that, the TVS should consist of the three types of 
aging-tolerant RO such as [10] and [17], but the implemented 
RO3 is not aging-tolerant structure. The design error was 
caused by misreading the transistor structure of the XOR gate 
at the time of chip design, which resulted in the aging-
intolerant RO structure. However, by using the RO3, we can 
evaluate the impact on a TVS of the difference between 
aging-tolerant ROs and aging-intolerant ROs. 
 
Fig. 4. RO3 without aging-tolerant structure 
IV. EVALUATION WITH ACCELERATED LIFE TEST 
A. Experiment contents 
In order to perform accelerated life test, this experiment 
uses a thermostatic bath ESPEC SU-241 to heat the chip and 
a tester ADVANTEST CX1000D to control chip operation 
and power supply. In the experiment, RO frequency 
fluctuations in the chip that operates continuously for half a 
day under high stress conditions are measured. Then, the 
influence of degradation for estimation accuracy is evaluated 
when the aging-tolerant ROs used to the TVS.  
Fig. 5 and Fig. 6 show a relation between chip operation 
and stress conditions during the accelerated life test. The chip 
that mounted four TVS with aging-tolerant ROs is 
accelerated by exposing it under high stress condition during 
174.85 hours on 14 days (12.5 hours per a day) as shown in 
Fig. 5. After 12.5 hours of accelerating deterioration, turn-off 
the measurement device (power-off) and left the chip under 
the room temperature for 10.5 hours. When the chip is power-
off state, its deterioration will be recovered. A measured RO 
frequency is that including recovery effect for non-operating. 
The experiment days are consecutive, but the experiment 
does not be performed on weekends and national holidays. 
Thus, the amount of recovery for degraded RO frequency 
may be different before and after these days. As high stress 
conditions for accelerating deterioration, temperature and 
voltage are 85°C and 2.0V (standard core voltage is 1.2V), 
respectively. The temperature is a limit of heat resistance 
temperature of DUT board, the voltage is a value close to the 
upper limit of the chip's correct operation. Accelerating time 
is the time excluding nighttime for safety reasons. 
Fig. 6 shows a detail of the chip operation and the stress 
conditions. The RO frequency is measured under 30°C and 
1.20V at the first of each experiment days. Then, to heat the 
chip from 30 to 85°C, and to wait for 1 hour until the 
temperature have stabilized. After the temperature stabilizes, 
the RO frequency is measured under 85°C and 1.20V. Next, 
the voltage sets to 2.00V for accelerated deterioration. While 
degradation is accelerated under 2.00V, the RO frequency is 
measured under 1.20V every 3 minutes. the measurement 
time is about 100 μsec. Therefore, the measurement under 
85°C and 2.00V, and acceleration of deterioration under 85°C 
and 1.20V during 3 minutes are repeated for 125 hours. The 
RO frequency measurement means that to obtain three RO 
frequencies each from four TVSs on the chip.  Also, in order 
to evaluate the difference in the effect of degradation of chip 
operation, the ROs of TVS1 are constantly oscillating and the 
ROs of TVS2~4 are oscillating every 3 minutes. 
 
Fig. 5. Chip operations during 14 days 
 























































































B. Measured RO Frequencies due to Aging 
This section describes the effectiveness of aging-tolerant 
using the difference between RO frequencies of aging-
tolerant and aging-intolerant ROs. In evaluating the 
frequency, all RO frequencies are converted to the value of 
frequency fluctuation due to deterioration in order to reduce 
the influence of process variation. Table I shows measured 
RO frequency of each TVS. The amount of fluctuation means 
that RO frequency measured on each day minus RO 
frequency measured on the first day. The fluctuation ratio 
means that the amount of fluctuation divided by RO 
frequency measured on the first day. In the TVS1, measured 
frequency of RO1, RO2, and RO3 are 204 MHz, 248 MHz, 
and 143 MHz. The amounts of fluctuation of RO1, RO2, and 
RO3 are -2.2 MHz, -4.1 MHz, and -1.4 MHz, respectively. 
C. Evaluation of aging-tolerant ROs 
This section shows RO frequency of TVS1 that constantly 
oscillates during deterioration accelerate and TVS2~4 that 
oscillates only during measuring, and quantitatively 
evaluations the frequency fluctuation reduction by aging-
tolerant RO. The fluctuation ratio is used the first measured 
RO frequency is used in order to evaluate independent of 
process variation. Fig. 7 shows the relations between total 
experiment days and RO frequency. The graph uses the first 
measured RO frequency of each day as shown in Fig.6. 
In order to evaluate the reduction of RO frequency of RO1 
and RO2 with aging-tolerant, to compare the TVS1 that 
oscillates during deterioration acceleration and TVS2 that 
oscillates during measurement only. The RO ratio of RO1~3 
of TVS1 are on the decline as shown in Fig 7. In the case of 
TVS2, the ratio of RO3 is only on the decline. In the 
measurement at the last day shows that deteriorated RO 
frequencies of RO1~3 in TVS1 are -1.1%, -1.6%, and -0.95%, 
respectively. Since RO1 and RO2 have aging-tolerant when 
not oscillating, it is confirmed that the effectiveness of the 
aging-tolerant ROs. However, since TVS1 was oscillating 
during accelerated deterioration, RO1 and RO2 deteriorate. 
On the other hand, RO1~3 of TVS2 are -0.14%, -0.13%, and 
-0.97%, respectively. TVS2 was oscillating only during 
measurement then, RO1, RO2 of TVS2 is reduced compared 
to that of TVS1. The TVS2’s amount of fluctuation is RO 
frequency was reduced such as RO1 can be reduced 13% and 
RO2 is 7.6%. In the same way, RO1~3 of TVS3 are -0.039%, 
-0.059%, and -0.98%. RO1~3 of TVS4 are -0.050%, -0.11%, 
-1.1 %, respectively. When the condition that one of each RO 
of TVS1 is 100%, RO1 of the other TVS was reduced from 
3.7% to 13% and RO2 from 3.6% to 7.6% under. aging-
tolerant structure used in this experiment can reduce the 
logarithmically large fluctuation for accelerated deterioration 
on the first day. 
V. EVALUATION OF AGING-TOLERANT RO FOR SENSOR 
APPLICATIONS 
A. Pre-experiment for Temperature and Voltage Estimation 
 In order to evaluate an accuracy of the TVS estimation, 
temperature and voltage estimation equations are derived 
from the relationship among three RO frequencies, 
temperature, and voltage. In this paper, instead of SPICE 
simulation, measured values of a representative chip of the 
same manufacture chip are used. 
The RO frequency is measured by using the constant 
temperature bath to set the temperature every 10°C from 30 
to 80 and the portable tester to set the voltage every 0.01V 
from 1.00V to 1.40V. Temperature and voltage estimation 
equation based on measured RO frequency is generated. Each 
coefficient is defined such as αΔT, bΔT, cΔT, and dΔT are 13.86, 
-1.31, and -18.83, 30.  αΔV, bΔV, cΔV, and dΔV are 0.003, -0.028, 
0.048, and 1.2, respectively. Table II shows the estimation 
error of this estimation equation on temperature each 10 °C 
from 30°C to 80°C and voltage each 0.01V from 1.00V to 
1.40V. The range of temperature estimation error is from -
4.9°C to +4.9°C and voltage error is from -14mV to +9.3mV. 
In order to reduce the influence of process variation between 
the representative chip and test chip, the estimation equation 
is calibrated using RO frequency in 30°C and 1.2V. 
Calibrated coefficients αΔT, bΔT, cΔT, and dΔT are 13.93, -1.31, 
-18.66, and -68.54. αΔV, bΔV, cΔV, dΔV, and are 0.004, -0.028, 
0.047, and -1.18, respectively. 
  
(a) RO1                                               (b) RO2 
  
(c) RO3 
Fig. 7. RO frequency fluctuation variations during 14 days 
B. Evaluation of Influence for Temperatire Measurement 
This section compares TVS1 and TVS2~4 to evaluate 
whether it can maintain estimation accuracy before 
deterioration by using aging-tolerant RO. In evaluating, RO3 
mounted on TVS2~4 is assumed that has aging-tolerant then, 
it is set to fixed value is frequency that is value of first 
measurement on the first day.  
TVS1 with deterioration RO and TVS2~4 or TVS2~4 with 
deterioration RO3 and TVS2~4 with no deteriorating RO3 
were compared the amount of influence of RO frequency 
fluctuation on estimation error. As comparing of evaluation, 
the RO3 mounted on TVS2~4 is assumed that has aging-
tolerant structure and it is defined as a fixed value measured 
RO3 frequency at first measurement on the first day of the 
experiment. RO3 with deterioration value is defined as 
deteriorated RO3. RO3 with fixed value is defined as non-
deteriorated RO3. deteriorated RO3 is used the frequency 
measured each experiment day and non-deteriorated RO3 is 
used the frequency measured the first experiment day. Table 
III describes the temperature estimation error by RO3 
deterioration and Fig. 8 shows the relationship total 
experiment days and estimation error of each TVS. Fig. 8(a) 
show the estimation result which use RO1 and RO2, 
deteriorated RO3 frequency to estimate temperature and Fig. 
8(b) show the result which use RO1 and RO2, RO3 that is 
frequency before deterioration as fixed value.
 
 
TABLE I.  PERFORMANCE OF THE TEMPERATURE AND VOLTAGE SENSOR BEFORE ACCELERATED LIFE TEST 
TABLE II.  PERFORMANCE OF THE TEMPERATURE AND VOLTAGE 
SENSOR BEFORE ACCELERATED LIFE TEST 
 
 
First, comparing the estimation result of TVS1 with 
deteriorated RO3 and TVS2 with non-deteriorated RO3, 
estimation accuracy of TVS1 with aging-intolerant RO worse 
such as its range is from 0°C to 7.8°C. On the other hand, the 
range of TVS2 with aging-tolerant RO is from -4.9°C to 
0.45°C then the range was reduced 2.5°C by using aging-
tolerant, as well in TVS3 and TVS4. The reason is why aging-
tolerant can reduce the logarithmically large fluctuation for 
accelerated deterioration on the first day. In addition, it is 
thought that the balance the coefficient and RO frequency 
fluctuation reduced estimation error. In the case of TVS1, 
RO2 frequency fluctuation is the largest from Table I but 𝑏∆  
is smaller than 𝑎∆  and 𝑐∆ . Since RO1 which coefficient 
value is high is smaller than that of RO2, the estimation 
accuracy did not deteriorate.  
Second, evaluate the effect of an RO frequency 
fluctuation on estimation accuracy by comparing temperature 
estimation of TVS2 using deteriorated RO3 and non-
deteriorated RO3. Temperature estimation error range of 
TVS2 by using aging-tolerant RO3 changes from 22°C to 
5.3°C (range of -4.9°C~+0.45°C). The estimation accuracy 
can be improved 17°C using the aging-tolerant RO3. This 
measurement result suggests that aging-tolerant structure is 
effective in reducing estimation accuracy deterioration.  
Note that, in the case of focusing on the influence of alone 
RO, the accuracy deteriorated. The temperature estimation 
error range of TVS1 increased from 7.9°C to 25°C (range of 
-25°C~0.0°C). However, a measurement condition of TVS1 
does not aim an evaluation of NBTI aging phenomena. Thus, 
it cannot be decided that the estimation error deteriorate due 
to aging-tolerant structure.  
TABLE III.  TEMPERATURE MEASUREMENT ACCURACY  
  
  
 (a) The case for deteriorated RO3     (b)The case for non-deteriorated RO3 
Fig. 8. Temperature measurement accuracy 
C. Evaluation of Influence for Voltage Measurement 
This section describes effectiveness of AGING-tolerant 
in voltage measurement accuracy of TVS as well as 
temperature. Table IV describes the voltage estimation error 
by RO3 deterioration and Fig. 9 shows the relationship total 
experiment days and estimation error of each TVS. Fig. 9(a) 
show the estimation error which use RO1 and RO2, 
deteriorated RO3 frequency to estimate temperature and Fig. 
8(b) show the result which use RO1 and RO2, RO3 that is 
frequency before deterioration as fixed value. 
First, comparing the estimation result of TVS1 with 
deteriorated RO3 and TVS2 with non-deteriorated RO3, 
estimation accuracy of TVS1 with non-NBTI tolerant RO 
worse such as its range is from 0mV to 43mV. On the other 
hand, the estimation error range of TVS2 is from -10mV to 
0mV then the range was reduced 32mV by using aging-
tolerant, as well in TVS3 and TVS4. The voltage estimation 
accuracy of TVS1 worse because the coefficient of RO2 𝑏  
is higher than the other coefficients 𝑎 , 𝑐  and RO2 
frequency fluctuation is higher than the others so influence of 
RO2 on voltage estimation accuracy is strong.  
Second, comparing temperature estimation of TVS2 
using deteriorated RO3 and non-deteriorated RO3 to 
evaluate the effect of an RO frequency fluctuation on 
estimation accuracy, Estimation error of TVS2 with 
deteriorated RO3 is -58mV that is the largest, then it 
increases 47mV than its TVS2 with non-deteriorated RO3. In 
other words, RO3 frequency fluctuation means the 4 times 
more estimation error. Even if it estimates voltage, aging-






TABLE IV.  VOLTAGE MEASUREMENT ACCURACY  
 
  
(a) The case for deteriorated RO3     (b)The case for non-deteriorated RO3 
Fig. 9. Voltage measurement accuracy 
VI. CONCLUSION 
This paper discussed about the effectiveness of aging-
tolerant ROs using a test chip with 65nm CMOS technology 
and accelerated life test. Its application to an RO-based digital 
temperature and voltage sensor (TVS) was also evaluated. In 
order to evaluate the influence of aging-tolerant on the 
reduction of the amount of RO frequency fluctuation and the 
estimation accuracy of the TVS, accelerated life test was 
performed under different operating conditions for each of 
the four TVSs on the chip. Some experiments focus on RO 
frequency and results show the effect of aging-tolerant ROs, 
e.g.  reduction of the RO frequency fluctuation by maximum 
93% comparing RO frequency on the first day and last day. 
Then, they evaluated the estimation accuracy of the TVS with 
aging-tolerant RO in term of temperature and voltage. The 
estimation accuracy of the TVS with aging-tolerant RO is 
higher than that with deteriorated RO. In particular, 
estimation error ranges of TVS2 were reduced 2.5°C and 
33mV compared to TVS1, respectively. In addition, 
comparing the errors of using aging-tolerant RO and aging-
intolerant RO, the influence of RO3 with aging-tolerant were 
reduced 17°C and voltage 47mV than aging-intolerant. 
Therefore, aging-tolerant ROs can maintain the measurement 
accuracy of the TVS. As future works, a combination method 
that maintains TVS estimation error even if RO deteriorates, 
or a correction method that reduce TVS estimation accuracy 
deterioration by correcting the coefficient according to the 
amount of degradation RO will be investigated. 
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